Topic: Digital Electronics
Which one of following is not synthesizable VHDL statement?
- A. 'case'
- B. 'wait until'
- C. 'wait for'
- D. 'generate'
Answer: C. 'wait for'
Explanation: The 'wait for' statement specifies a time delay and is used exclusively for simulation purposes. It cannot be synthesized into actual hardware.