ISRO Electronics & Communication (ECE) 2013 - Question 50

All ISRO Electronics & Communication (ECE) papers | ISRO Electronics & Communication (ECE) 2013

Topic: Digital Electronics

Which of the following parameter is improved by introducing pipelining in digital design?

  • A. Area (Gate count)
  • B. Maximum clock frequency
  • C. Power dissipation
  • D. Noise

Answer: B. Maximum clock frequency

Explanation: Pipelined approach divides an entire process into small and roughly equal time consumable sub-processes. The main advantage is that throughput increases considerably as the clock is applied simultaneously to all the blocks, so maximum clock frequency increases. Note that chip area and delay also increase as a trade-off.

| | All questions of ISRO Electronics & Communication (ECE) 2013