ISRO Electronics & Communication (ECE) 2011 - Question 76

All ISRO Electronics & Communication (ECE) papers | ISRO Electronics & Communication (ECE) 2011

Topic: Microprocessors

When a microprocessor interfaces with a peripheral or memory device, the normal timing of the microprocessor may need to be altered by introducing

  • A. Latching
  • B. Wait states
  • C. Tristate logics
  • D. None of the above

Answer: B. Wait states

Explanation: Detailed explanation not provided in the source.

| | All questions of ISRO Electronics & Communication (ECE) 2011