ISRO Electronics & Communication (ECE) 2007 - Question 17

All ISRO Electronics & Communication (ECE) papers | ISRO Electronics & Communication (ECE) 2007

A half-adder can be constructed using two 2-input logic gates. One of them is an AND-gate, the other is

  • A. OR
  • B. NAND
  • C. NOR
  • D. EX-OR

Answer: D. EX-OR

| | All questions of ISRO Electronics & Communication (ECE) 2007