ISRO Electronics & Communication (ECE) 2006 - Question 29

All ISRO Electronics & Communication (ECE) papers | ISRO Electronics & Communication (ECE) 2006

Topic: Digital Circuits

10 bit A/D converters, the quantization error is given by (in percent)

  • A. 1
  • B. 2
  • C. 0.1
  • D. 0.2

Answer: C. 0.1

Explanation: For an n-bit ADC, the maximum percentage resolution (which dictates quantization step) is roughly (1 / 2^n) * 100%. For n=10, 2^10 = 1024. Therefore, the resolution/error is approximately (1 / 1024) * 100% ≈ 0.1%.

| | All questions of ISRO Electronics & Communication (ECE) 2006