ISRO Electronics & Communication (ECE) 2017-2 - Question 27

All ISRO Electronics & Communication (ECE) papers | ISRO Electronics & Communication (ECE) 2017-2

Topic: Digital Electronics

The following CMOS transistor based circuit with A, B, C as input and X, Y as output represents which circuit?

  • A. Positive edge trigger J-K Flip-Flop
  • B. Negative edge trigger J-K Flip-Flop
  • C. Positive edge trigger S-R Flip-Flop
  • D. None of the above

Answer: C. Positive edge trigger S-R Flip-Flop

Explanation: When $C=1$ and $A=1$, $B=1 \Rightarrow X=0$ and $Y=0$. Thus it represents an SR flip-flop with positive edge trigger.

| | All questions of ISRO Electronics & Communication (ECE) 2017-2