ISRO Electronics & Communication (ECE) 2008 - Question 30

All ISRO Electronics & Communication (ECE) papers | ISRO Electronics & Communication (ECE) 2008

Topic: Digital Electronics

A counter is designed with six stages of flip flops. Determine the output frequency at the last (sixth) stage, when input frequency is 1 MHz

  • A. 1 MHz
  • B. 166 KHz
  • C. 15.625 KHz
  • D. zero

Answer: C. 15.625 KHz

Explanation: The output of flip-flop will give half of input frequency. So, the output frequency at the last (sixth) stage = $\frac{1 \times 10^6}{2^6} = 15.625~kHz$

| | All questions of ISRO Electronics & Communication (ECE) 2008