ISRO Electronics & Communication (ECE) 2007 - Question 15

All ISRO Electronics & Communication (ECE) papers | ISRO Electronics & Communication (ECE) 2007

The voltages at $V_1$ and $V_2$ of the arrangement shown in figure will be respectively \n\n[Figure needs to be uploaded later]

  • A. 6 V and 5.4 V
  • B. 5.4 V and 6 V
  • C. 3 V and 5.4 V
  • D. 6 V and 6 V

Answer: D. 6 V and 6 V

Explanation: [Figure needs to be uploaded later]\nIn the first case $D_1$ diode will be forward biased so $V_2 = 6V$. In the second case due to 10 k$\Omega$ resistor there will be some voltage drop across this resistor, so diode $D_2$ is also forward biased and voltage $V_1 = 6V$.

| | All questions of ISRO Electronics & Communication (ECE) 2007