ISRO Computer Science (CSE) 2007 - Question 31

All ISRO Computer Science (CSE) papers | ISRO Computer Science (CSE) 2007

In an SR latch made by cross coupling two NAND gates, if both S and R inputs are set to 0, then it will result in

  • A. Q=0, Qbar=1
  • B. Q=1, Qbar=0
  • C. Q=1, Qbar=1
  • D. Indeterminate states

Answer: C. Q=1, Qbar=1

Explanation: For NAND latch, 00 is the invalid state where both outputs go High (1).

| | All questions of ISRO Computer Science (CSE) 2007