ISRO Electronics & Communication (ECE) 2010 - Question 6

All ISRO Electronics & Communication (ECE) papers | ISRO Electronics & Communication (ECE) 2010

Topic: Electronics Engineering

The purpose of Design for Test (DFT) process in ASIC design flow is

  • A. To capture functional errors
  • B. To capture manufacturing defects
  • C. To capture timing violations
  • D. for radiation mitigation

Answer: B. To capture manufacturing defects

Explanation: Detailed standard solution.

| | All questions of ISRO Electronics & Communication (ECE) 2010