ISRO Electrical Engineering (EE) 2015 - Question 17

All ISRO Electrical Engineering (EE) papers | ISRO Electrical Engineering (EE) 2015

The logic evaluated by the circuit at the output is [Figure description: A two-input logic circuit with inputs X and Y. Two NOT gates (inverter triangles) are placed on the input lines. The top AND gate takes X and the inverted Y; the bottom AND gate takes Y and the inverted X (cross-coupled inverted inputs). The outputs of the two AND gates feed a 2-input OR gate whose output is labelled OUTPUT.]

  • A. XȲ + YX̄
  • B. X̄Ȳ + XY
  • C. (X̄+Ȳ)XY
  • D. X̄Y + XȲ + X + Y

Answer: A. XȲ + YX̄

Explanation: Output = X·Ȳ + X̄·Y, the XOR function.

| | All questions of ISRO Electrical Engineering (EE) 2015