ISRO Computer Science (CSE) 2016 - Question 50

All ISRO Computer Science (CSE) papers | ISRO Computer Science (CSE) 2016

A CPU generates 32-bit virtual addresses. The page size is 4 KB. The processor has a translation look-aside buffer (TLB) which can hold a total of 128 page table entries and is 4-way set associative. The minimum size of the TLB tag is

  • A. 11 bits
  • B. 13 bits
  • C. 15 bits
  • D. 20 bits

Answer: C. 15 bits

| | All questions of ISRO Computer Science (CSE) 2016