ISRO Computer Science (CSE) 2015 - Question 7

All ISRO Computer Science (CSE) papers | ISRO Computer Science (CSE) 2015

If half adders and full adders are implements using gates, then for the addition of two 17 bit numbers (using minimum gates) the number of half adders and full adders required will be

  • A. 0, 17
  • B. 16, 1
  • C. 1, 16
  • D. 8, 8

Answer: C. 1, 16

Explanation: The least significant bit addition requires a Half Adder (since no carry-in). The remaining 16 bits require Full Adders (to handle carry-in).

| | All questions of ISRO Computer Science (CSE) 2015