ISRO Computer Science (CSE) 2013 - Question 8

All ISRO Computer Science (CSE) papers | ISRO Computer Science (CSE) 2013

Which logic gate is used to detect overflow in 2's compliment arithmetic?

  • A. OR gate
  • B. AND gate
  • C. NAND gate
  • D. XOR gate

Answer: D. XOR gate

Explanation: Overflow is detected by XORing the carry-in and carry-out of the most significant bit ($C_{n} \oplus C_{n-1}$).

| | All questions of ISRO Computer Science (CSE) 2013